

# A 3.2 GHz, 26 dB Wide-Band Monolithic Matched GaAs MESFET Feedback Amplifier Using Cascodes

WILLIAM T. COLLERAN, STUDENT MEMBER, IEEE, AND ASAD A. ABIDI, MEMBER, IEEE

**Abstract**—Feedback around cascode stages is demonstrated to be a useful means of making matched direct coupled amplifiers with higher bandwidths than afforded by conventional common source topologies. Design techniques are described for an amplifier which is capable of operation to dc and which exhibits a measured gain of 26 dB, a 3.2 GHz bandwidth, and a 2.5:1 VSWR in a 1  $\mu\text{m}$  GaAs MESFET process. A novel adjustment scheme is introduced whereby the amplifier's frequency response can be modified via a dc bias voltage to ensure stable circuit operation in spite of MESFET modeling inaccuracies and GaAs processing variations.

## I. INTRODUCTION

ADVANCED silicon and GaAs IC technologies have made possible monolithic direct coupled amplifiers with gigahertz bandwidths and with input/output ports matched to standard 50  $\Omega$  or 75  $\Omega$  impedances. The attainable gain-bandwidth products improve with smaller dimensions of the active devices. While several interesting design techniques have appeared in silicon bipolar [1], [2] and NMOS [3] technologies, most of the GaAs amplifiers in this genre [4]–[6] follow a topology that was introduced several years ago [7]. This type of design (Fig. 1) is well proven in its insensitivity to threshold voltage and other processing variations. Local shunt feedback is employed around a single common source stage, so that the magnitude of the gain is determined by the ratio of the input device gate width to the feedback device width, where all devices have the same gate length.

The attainable gain and bandwidth in such a scheme are limited by the fact that feedback is applied around only a single inverter. Intrinsically, a MESFET displays the maximum open-loop voltage gain when it drives an ideal current source as its load. For a 1  $\mu\text{m}$  channel length MESFET, the maximum high-frequency gain is about 10, determined by the ratio of the transconductance ( $g_m$ ) to the output conductance ( $g_d$ ), and there is one dominant pole at the output node. Applying feedback around this stage pro-




Fig. 1. The traditional shunt feedback topology in GaAs direct coupled amplifiers.

duces a trade-off between gain and bandwidth. Cascading several such local feedback stages is a common means to enhance the gain, but always at the price of some bandwidth shrinkage. Thus, a previously announced two-stage amplifier [8] with a gain of 22 dB and a bandwidth of 2.5 GHz was regarded as attaining the limits of a 1  $\mu\text{m}$  MESFET technology. A performance of 26 dB at 3.3 GHz for an amplifier in this technology was reported even earlier [9] with a common gate stage used to provide input matching [10]. This circuit, however, amounted to a cascade of three stages where the common gate input FET was followed by a traditional two-stage topology. Further, the output stage was not matched to 50  $\Omega$ , so the circuit obtained an additional 4.5 dB of gain over that of an output matched circuit. Also, the common gate gain stage at the input necessitated the use of on-chip coupling capacitors in the signal path, precluding dc operation.

It is desirable in many applications to obtain higher gain and higher bandwidth than afforded by the schemes mentioned above. We describe an implementation which relies upon feedback around GaAs MESFET cascode stages [11], [12] to achieve this goal. Design techniques are presented for optimizing the gain-bandwidth product, for biasing

Manuscript received October 18, 1986; revised October 7, 1987, and April 12, 1988. The first author was supported by a State of California MICRO fellowship.

The authors are with the Integrated Circuits & Systems Laboratory, Electrical Engineering Department, University of California, Los Angeles, CA 90024-1594.

IEEE Log Number 8823092.




Fig. 2. A cascode stage in MESFET's.

the cascode on-chip, and for adjusting the frequency response via an external dc voltage to ensure stability.

## II. GAIN AND BANDWIDTH OF CASCODES

To overcome the limitations of previously reported topologies, feedback must be applied around a stage with a higher gain-bandwidth product. The gain-bandwidth product may be improved over a single inverter, in principle, by cascading two such inverters. For two stages with identical gain,  $G$ , and bandwidth,  $B$ , the gain-bandwidth product of the cascade is  $G^2 B \sqrt{2^{1/2} - 1}$ , a significant increase over that of one stage,  $GB$ . However, the cascade of two inverters is noninverting, so that simple resistor feedback applied around such an amplifier is regenerative. A cascade of three inverters offers a net inversion; however, a feedback loop here is potentially unstable because of the phase shift accumulated by a signal passing through these stages. Only under certain special conditions has this method been used successfully to design very broad band amplifiers [13], [14].

On the other hand, an inverting cascade of only two gain stages may be obtained by using the cascode configuration. The cascode (Fig. 2) consists of a common source stage (inverting), followed by a common gate stage (noninverting). The total gain ( $G_{\text{casc}}$ ) of a FET cascode circuit is [15]

$$G_{\text{casc}} = - \frac{g_{m1}}{g_{d4}} \frac{g_{in}}{g_{in} + g_{d1} + g_{d2}} \quad (1)$$

where  $g_{in}$  is the conductance looking into the source of the common gate transistor, M3. This conductance may be determined by calculating the voltage swing,  $v_x$ , produced at the source of M3 when a test current  $i_x$  is injected into it with M1 and M2 disconnected. This procedure gives

$$i_x = g_{m3}v_x + g_{d3}(v_x - i_x/g_{d4}) \quad (2)$$

which, upon rearrangement, yields

$$\frac{1}{g_{in}} = \frac{v_x}{i_x} = \frac{1 + g_{d3}/g_{d4}}{g_{m3} + g_{d3}} \approx \frac{1}{g_{m3}} (1 + g_{d3}/g_{d4}). \quad (3)$$

Note that with large load impedances (small  $g_{d4}$ ) this expression indicates that the common gate input impedance can be significantly greater than the usual approxima-

tion,  $1/g_m$ . Thus,

$$G_{\text{casc}} = - \frac{g_{m1}}{g_{d4}} \frac{1}{1 + \left( \frac{g_{d1} + g_{d2}}{g_{m3}} \right) (1 + g_{d3}/g_{d4})}. \quad (4)$$

$G_{\text{casc}}$  is maximized when  $g_{d4}$  equals zero. In this case a gain almost equal to the product of the individual gains of two common source stages results because then

$$G_{\text{casc}}|_{g_{d4}=0} = - \frac{g_{m1}}{(g_{d1} + g_{d2})} \frac{g_{m3}}{g_{d3}}. \quad (5)$$

By choosing the gate width of M4 to be about 1/10th the combined widths of M1 and M2,  $g_{d4}$  is made quite small. In this manner, cascode gain stages can be designed with a significantly higher gain-bandwidth product than a comparable common source amplifier. The circuit described in this paper uses feedback around cascodes to demonstrate an input/output matched, wide-band amplifier with higher gain-bandwidth product than any previously reported circuits fabricated in a  $1 \mu\text{m}$  technology.

Another important advantage of the cascode configuration is that it demonstrates improved frequency response compared to the common source topology. This bandwidth improvement arises because the Miller multiplication of  $C_{gd1}$  decreases as  $g_{m3}$  increases. The three important poles of the cascode circuit are associated with time constants seen at the gate of M1, the drain of M1, and the drain of M3. By adjusting device geometries these pole frequencies can be made nearly equal to one another, thus eliminating dominant poles. The closed-loop poles will then be complex, and may, in theory, be adjusted to provide maximally flat response.

Because of modeling inaccuracies and process variations, reliable placement of the closed-loop poles in a high-frequency feedback amplifier is very difficult in practice. Since the poles in this amplifier must be complex to obtain maximum broad-banding, stability is a very important issue. If the amplifier is overdamped, the bandwidth is unduly narrow; but if the circuit is underdamped, excessive peaking or oscillations ensue. An important aspect of the amplifier design discussed here is a new compensation circuit which ensures stability while simultaneously allowing maximum bandwidth. This will be discussed in detail below.

## III. COMMON SOURCE AMPLIFIERS

Before presenting the performance improvements made possible by cascodes, two variations on the standard topology [7] are first described. All of the amplifiers discussed below consist of two blocks: the first block is a transimpedance amplifier, providing a voltage gain with low noise and a matched input impedance; the second stage is used to enhance the gain further; finally, a voltage follower of appropriate size provides a matched output impedance.

Circuit CS-A (Fig. 3) is a cascade of two common source stages M1, M2 and M8, M9, with interstage buffer M5-M7 and output buffer M15-M18. Devices M1A and M8A provide local shunt feedback to obtain broad-banding of






Fig. 5. Comparison of the simulated frequency response of amplifiers CS-A, CS-B, and CASC (whose circuit diagram appears in Fig. 6).

is large,  $i_e$  tends toward zero and KCL at the drain of M1 yields

$$g_{m1}V_{in} = -g_{m1a}V_{out} \quad (6)$$

or

$$\frac{V_{out}}{V_{in}} = -\frac{g_{m1}}{g_{m1a}} \quad (7)$$

where the degenerative effect of  $R_{s1}$  has been neglected for simplicity. The bandwidth of the cascode feedback circuit is greatly improved over that of circuits CS-A and CS-B for two reasons. First, as mentioned previously, M3 reduces the impedance seen at the drain of M1, thereby reducing the Miller multiplication of  $C_{gd1}$ . Second, the loop gain of circuit CASC is much larger than in circuit CS-A; therefore, the broad-banding due to feedback is greater. In practice, the loop gain of circuit CASC can exceed the loop gain of circuit CS-A by over an order of magnitude. With  $R_{fb}$  included, the circuit changes from a voltage amplifier to a transimpedance amplifier which presents a 50  $\Omega$  input impedance to the driving source and which maintains the superior gain-bandwidth product of the cascode feedback topology.

Since a cascode circuit is essentially a two-stage inverting amplifier, a signal propagating through it experiences more phase delay than in a one-stage amplifier, and stability problems can arise when this topology is included within a feedback loop. To counteract the cumulative delay through the four FET's in each feedback loop, an  $R$ - $C$  network was introduced in the sources of the shunt feedback FET's. This network controls the peaking introduced at the band edge of the frequency response. The operation may be understood qualitatively by noting that at high frequencies, delays in the feedback loop cause  $i_d$  (M1A) to lag  $i_d$  (M1) in phase by more than the desired

180°. As this lag approaches 360°, excessive peaking appears in the frequency response and instability can result. This effect may be counteracted at the high frequencies where peaking appears by choosing the time constant of the  $R$ - $C$  network properly, because the feedback current may then be approximated by  $i_d$  (M1A)  $\approx j\omega C v_g$  (M1A) and thus leads  $v_g$  (M1A) in phase by 90°, partially canceling the phase lag due to the delay accumulated through the amplifier. The capacitors may be implemented as reverse biased Schottky diodes to allow varactor-type control of the  $R$ - $C$  time constant with an off-chip dc voltage. By varying this dc voltage, the frequency response of the amplifier can be adjusted until an acceptable peaking is observed at the band edge. This method guarantees stability while allowing adjustment for maximum achievable bandwidth. It is worth noting that although the  $R$ - $C$  circuit resembles traditional shunt peaking, its effect in this application is quite different, serving more as a stability circuit. An alternate description of this effect is to note that the  $R$ - $C$  network adds a zero to the feedback function. This feedback zero affects the root locus by drawing the complex closed-loop poles away from the  $j\omega$  axis. Varying the value of  $C$  changes the position of this feedback zero, which in turn alters the root locus and the amount of peaking in the frequency response. Since this procedure only perturbs slightly the poles near the band edge, the roll-off remains unaffected and the bandwidth changes by a negligible amount.

One concern in the design of cascode amplifiers is to provide a convenient means of biasing the gates of the common gate stages (M3 in Fig. 2). For depletion FET's, a natural way of doing this on-chip [16] is to bias the gates at the positive turn-on voltage of a Schottky diode (about 600 mV), and choose the current density in the common gate FET's so that they operate at a negative  $V_{gs}$ . With the feedback loop closed, the voltage at the drain of the common source FET (M1 in Fig. 2) can then be sufficiently positive to ensure that it operates in the saturation region of its  $I$ - $V$  characteristics. In this implementation, an important precaution is to provide adequate capacitive decoupling at the gate terminal of M3, because at high frequencies any resistance at the gate of M3 appears as an effective inductance at its source. This decoupling is not necessary at lower frequencies because the resistance at the gate of a common gate stage does not appear as a significant impedance at the source; thus a small decoupling capacitor suffices.

## V. AMPLIFIER FABRICATION AND MODELING

The amplifier described here was fabricated in a 1  $\mu$ m GaAs MESFET process at TriQuint Semiconductor. The ion-implanted, recessed-gate depletion mode MESFET's in this technology display a nominal pinchoff voltage of -1.5 V, an  $f_T$  of 12 GHz, an  $I_{DSS}$  = 140 mA/mm, and a  $g_m$  = 135 mS/mm at  $V_{GS}$  = 0 V,  $V_{DS}$  = 2.5 V. These and other MESFET device parameters are summarized in Table I. Simulations were performed using a modified SPICE JFET model [17] supplied by TriQuint Semiconductor and further enhanced to attain agreement with




Fig. 6. Wide-band amplifier CASC. Device sizes in inset.


TABLE I  
TYPICAL MESFET PARAMETERS

$I_{DSS}$	42mA
$V_P$	-1.5V
$g_m$	40mS
$C_{gs}$	525fF
$C_{gd}$	45fF
$C_{ds}$	75fF
$R_{ds}$	450 $\Omega$
$f_T$	12GHz

$W = 300 \mu\text{m}$ ;  $L = 1 \mu\text{m}$ ;  $V_{GS} = 0$ ;  $V_{DS} = 2.5$ .


measured device performance. The dc MESFET subcircuit (Fig. 7(a)) utilizes a voltage-controlled voltage source to obtain independent control of the device pinchoff voltage,  $V_P$ , and the value of  $V_{ds}$  at which the device enters saturation. Comparison of measured and simulated dc output curves for a 300  $\mu\text{m}$  MESFET (Fig. 8(a)) shows adequate agreement over all areas of operation. To predict the effects of frequency-dependent output conductance dispersion [18], a similar model was used (Fig. 7(b)) with parameters adjusted to reflect the increased output conductance at frequencies in excess of  $\approx 10$  kHz. This model also exhibits good agreement with measured data (Fig. 8(b)).

The dc model (Fig. 7(a)) was used in all simulations involving bias point calculations. The ac model (Fig. 7(b))



(a)

$R_G$	25 $\Omega$
$R_D$	3.0 $\Omega$
$R_S$	3.0 $\Omega$
J1 Parameters	
Area Factor	300
$V_{th}$	-0.9 V
$\lambda$	10 mA/V
$\beta$	188 $\mu\text{A}/\text{V}^2$
$I_{sat}$	= 0



(b)

$R_G$	25 $\Omega$
$R_D$	3.0 $\Omega$
$R_S$	3.0 $\Omega$
$C_{GSFRG}$	6.0 fF
$C_{GDFRG}$	6.0 fF
$C_{DS}$	91.8 fF
$D_{GS}$ Area Factor	600
$D_{GD}$ Area Factor	112
Diode Parameters	
$C_{j0}$	1.1 fF
$V_j$	0.5 V
$I_{sat}$	1.0 fA
$N$	1.16
$M$	0.5
$F_C$	0.0
J1 Parameters	
Area Factor	300
$V_{th}$	-0.9 V
$\lambda$	125 mA/V
$\beta$	150 $\mu\text{A}/\text{V}^2$
$I_{sat}$	$\approx 0$

Fig. 7. (a) dc model of 300  $\mu\text{m}/1 \mu\text{m}$  MESFET used in SPICE simulations. (b) ac model of 300  $\mu\text{m}/1 \mu\text{m}$  MESFET used in SPICE simulations.





Fig. 8. Comparison between measured (dashed) and simulated (solid)  $I$ - $V$  characteristics of MESFET at (a) low frequencies and (b) high frequencies.

was then used for accurate prediction of high-frequency performance. During ac simulations, ideal current and voltage sources were added to the circuit to correct for bias point perturbations introduced by the effects of the high output conductance inherent in the ac model. This step was necessary because SPICE cannot automatically use different models for ac simulations and bias point calculations.

The bias-dependent terminal capacitances  $C_{gs}$  and  $C_{gd}$  were modeled by the junction capacitance of reversed biased diodes  $D_{gs}$  and  $D_{gd}$ , respectively.  $C_{ds}$  was modeled with a voltage-independent capacitor proportional to the device width. The junction areas of  $D_{gs}$  and  $D_{gd}$  and the size of  $C_{ds}$  were selected to obtain a good match between measured and simulated values of terminal capacitances at the nominal bias point  $V_{GS} = 0$  V,  $V_{DS} = 2.5$  V. These elements were then scaled proportionally with device width. A major weakness of the above method is that the models

TABLE II  
SUMMARY OF AMPLIFIER PERFORMANCE

Gain	26dB
Bandwidth	3.2GHz
Worst Input VSWR	2.5:1
Worst Output VSWR	2.5:1
Noise Figure	8dB
$P_{-1dB}$	8dBm
Saturation Power	10dBm
Power Dissipation	850mW
Die Size	1mm×1mm
Active Area	.42mm <sup>2</sup>




Fig. 9. Photograph of wide-band amplifier wire-bonded in microwave package.

yield erroneous values of capacitance for bias points far away from the nominal. This lack of accuracy in modeling the nonlinear voltage-dependent capacitances of MESFET's was another motivation for developing the circuit technique described above, which allows external adjustment of the amplifier frequency response.

## VI. AMPLIFIER PERFORMANCE

The results of this study in terms of gain, bandwidth, and power dissipation are summarized in Table II. The amplifier chip (Fig. 9) was fabricated as part of a multiproject chip reticle. The chip size was fixed (1.15 mm×1.15 mm) and the bond-wire pad pattern was standard (100  $\mu$ m square pads on 150  $\mu$ m centers). The active area of the amplifier is 600  $\mu$ m×700  $\mu$ m, giving a total active chip area of 0.42 mm<sup>2</sup>. The diced chips were mounted in a microwave package and bonded using 1 mil diameter bond wires approximately 15 mils in length. This package was then mounted on a specially designed microstrip test fixture. All testing was performed on *packaged* parts using this test fixture—no high-frequency wafer probes were used. The measured insertion gain of the amplifier indicates a dc gain of 26 dB and a  $-3$ dB bandwidth of 3.2 GHz, in good agreement with the simulated response (Fig. 10). The simulation above includes the effects of 0.75 nH bond-wire inductances. The input and output VSWR (Fig. 11) are better than 2.5:1 over the passband. The measured




Fig. 10. Measured (●) and simulated (solid) frequency responses of amplifier. Simulation with zero bond-wire inductance (dashed) also included.




Fig. 11. Measured frequency response, input and output VSWR, and noise figure.

noise figure (Fig. 11) remains at or below 6 dB from midband to 1 GHz and degrades to 8 dB at the band edge. It is worth noting that no effort was made to minimize the noise figure during design of the circuit. The amplifier exhibits a saturated output power of 10 dBm, and an output power of 8 dBm at the  $-1$  dB gain compression point. Nominal dc power dissipation for the circuit is 850 mW when operating with standard  $+5$  V and  $-5$  V supplies; however,  $V_{ss}$  can be reduced to  $-3$  V without affecting the amplifier performance, thereby reducing the power dissipation to 750 mW.

The action of the stability network was determined by measuring the frequency response for various values of the dc control voltages  $V_{\text{adjust } 1}$  and  $V_{\text{adjust } 2}$  (Fig. 12). These curves show that excessive peaking and instability can be controlled by the proposed method.




Fig. 12. Measured peaking response for various  $R-C$  time constants in the cascode feedback paths.

## VII. COMPARISONS WITH PREVIOUS WORK

Several GaAs MESFET high-frequency amplifiers using cascode building blocks have been reported previously [10], [19], [16], [20], [21]. None of these topologies have utilized a cascode stage within a feedback loop. Cascode feedback amplifiers have been designed in a  $0.5 \mu\text{m}$  NMOS process [22] for operation in the hundreds of megahertz range; however, stable operation of such an NMOS cascode circuit was limited to well below 1 GHz. While external adjustment of amplifier frequency response has been investigated for bipolar broad-band amplifiers [23]–[25], no such techniques have been reported for GaAs high-frequency amplifiers until now.

A summary of several recently reported GaAs MESFET wide-band amplifiers (Table III) allows comparison of the present work with previous topologies. Care should be taken when referring to this summary since comparing amplifiers with different design requirements and applications can be misleading. Only GaAs amplifiers without lossless input matching elements are included, although some of the entries describe amplifiers which use interstage inductors or transmission lines. Table III lists the midband gain,  $-3$  dB bandwidth, maximum input and output VSWR over the specified bandwidth, maximum noise figure over the range from midband to the  $-3$  dB frequency, input topology, gate length, chip area, and power dissipation for each entry. All designs but two use the common source input topology. Several of the amplifiers described utilize an open-drain output stage [9], [6], [4]. Since this type of circuit exhibits high output impedance, the amplifiers will display poor output VSWR. To obtain a more meaningful comparison to an *output matched* amplifier, the gain of these circuits has been derated by 4 dB. This is the approximate reduction in gain which would result if the amplifiers were reverse terminated with a  $50 \Omega$  resistive load to achieve a good output match. The corresponding output VSWR has been listed simply as “low” to indicate that although the amplifiers have not been tested in this

TABLE III  
COMPARISON OF GaAs WIDE-BAND MONOLITHIC AMPLIFIERS

Reference	Gain (dB)	Bandwidth (MHz)	Input VSWR	Output VSWR	Noise Figure (dB)	Area (mm <sup>2</sup> )	Input Topology	Gate Length (μm)	Power (mW)
This Work (UCLA)	26	DC-3200	<2.5	<2.5	8.5	1.3*	CS	1.0	750
Estreich <sup>9</sup> (HP)	22 <sup>†</sup>	5-3300	<1.3	low	9.0	0.27	CG	1.0	?
Honjo <sup>26</sup> (NEC)	13.5	DC-2800	>2.5	<1.6	7.0	1.1	CS	1.2	?
Honjo <sup>27</sup> (NEC)	16	9-3900	<2.5	<3.1	3.0	0.96	CS	1.0	170
Hon <sup>28</sup> (Toshiba)	27	DC-1200	<7.0	<1.4	2.0	2.25	CS	1.0	1000
Imai <sup>5</sup> (NTT)	22	DC-2500	<1.9	?	7.0	0.96	CS	0.7	?
Imai <sup>6</sup> (NTT)	5.6 <sup>†</sup>	DC-4000	<2.1	low	8.0	0.56	CS	1.0	?
Imai <sup>4</sup> (NTT)	10 <sup>†</sup> 18 <sup>†</sup>	DC-3000 DC-2700	<1.7 <1.7	low low	6.0 7.0	0.64 0.96	CS CS	0.7 0.7	500 960
Manz <sup>8</sup> (Anadigics)	22	DC-2500	<1.5	<2.5	5.5	?	?	1.0	830
Nishuma <sup>14</sup> (Matsushita)	28	30-1700	<3.0	<3.0	2.2	0.83	CS	?	200
Onoda <sup>29</sup> (NEC)	14	50-3800	<1.9	<1.2	5.0	1.3	CS	?	330
Pauker <sup>30</sup> (LEPA)	20	200-3000	<1.5	<2.0	?	?	CG	0.8	?
Petersen <sup>31</sup> (Rockwell)	12	DC-2000	<2.6	<1.7	3.0	2.2	CS	1.0	210
Tajima <sup>32</sup> (NTT)	15	200-2000	<1.9	<1.4	?	1.4	CS	1.0	120
Weitzel <sup>33</sup> (Motorola)	25	100-1500	<4.0	<4.0	7.0	1.0	CS	1.0	?

\*Total area of the multiproject chip is 1.3 mm<sup>2</sup>. Active chip area is 0.42 mm<sup>2</sup>.

<sup>†</sup>Published gain has been derated by 4 dB to obtain 50 Ω match at output port.

configuration, the output VSWR should, in principle, be low.

Although not stated explicitly, several of the references in Table III used high-speed wafer probes to obtain test data. This evaluation method minimizes packaging parasitics, such as bond-wire inductances, which can significantly degrade the high-frequency performance of the amplifier. The data for this amplifier were obtained from packaged parts that included all test fixture parasitics. The frequency response of the new cascode feedback amplifier was simulated with bond-wire inductances removed (Fig. 10), indicating that the amplifier bandwidth would improve from 3.2 GHz to 3.4 GHz.

### VIII. CONCLUSIONS

Feedback around cascode building blocks has been shown to be a powerful means of enhancing the gain and bandwidth of broad-band microwave amplifiers. To our knowledge, the gain-bandwidth product of this amplifier exceeds that of any other such matched wide-band amplifier fabricated in a 1 μm MESFET technology. The cascode implementation displays comparable noise figure, VSWR,

and output power to existing amplifiers as well. A novel adjustment method to ensure circuit stability while maximizing frequency response has been described along with a simple method for biasing the common gate transistors of the cascode circuit.

### ACKNOWLEDGMENT


The authors are most grateful to A. Fraser and Dr. F. G. Weiss of TriQuint Semiconductor for their advice and encouragement during this work and to Dr. H. R. Fetterman and P. Macdonald of the UCLA Microwave Instrumentation Center.

### REFERENCES

- [1] R. G. Meyer and R. A. Blauschild, "A 4-terminal wide-band monolithic amplifier," *IEEE J. Solid-State Circuits*, vol. SC-16, no. 6, pp. 634-638, Dec. 1981.
- [2] J. Kukiela and C. Snapp, "Wideband monolithic cascaded feedback amplifiers using silicon bipolar technology," in *1982 IEEE Microwave and Millimeter-Wave Monolithic Circuits Symp. Dig.*, June 1982.
- [3] K. Toh and R. G. Meyer, "A matched impedance NMOS amplifier," in *Proc. 1987 IEEE Int. Solid-State Circuits Conf.*, pp. 168-169.
- [4] Y. Imai, N. Kato, K. Ohwada, and T. Sugeta, "Design and performance of monolithic GaAs direct-coupled preamplifiers and main amplifiers," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-33, pp. 686-692, Aug. 1985.
- [5] Y. Imai, N. Kato, K. Ohwada, and T. Sugeta, "A high-gain GaAs amplifier with an AGC function," *IEEE Electron Device Lett.*, vol. EDL-5, pp. 415-417, Oct. 1984.
- [6] Y. Imai, H. Ito, K. Ohwada, and T. Sugeta, "Ultra-broad-band GaAs monolithic direct-coupled feedback amplifiers," *IEEE Electron Device Lett.*, vol. EDL-4, pp. 323-325, Sept. 1983.
- [7] D. P. Hornbuckle and R. L. VanTuyl, "Monolithic GaAs direct-coupled amplifiers," *IEEE Trans. Electron Devices*, vol. ED-28, pp. 175-182, Feb. 1981.
- [8] B. Manz, "DC-to-2.5 GHz MMIC amp focuses on fiber optics," *Microwaves and RF*, pp. 123-125, Feb. 1986.
- [9] D. B. Estreich, "A monolithic wide-band GaAs IC amplifier," *IEEE J. Solid-State Circuits*, vol. SC-17, no. 6, pp. 1166-1173, Dec. 1982.
- [10] A. K. Gupta, J. A. Higgins, and D. R. Decker, "Progress in broad-band GaAs monolithic amplifiers," in *Int. Electron Devices Meeting Tech. Dig.*, Dec. 1979, pp. 269-172.
- [11] W. T. Colleran and A. A. Abidi, "Wideband monolithic GaAs amplifier using cascodes," *Electron. Lett.*, vol. 23, no. 18, pp. 951-952, Aug. 27, 1987.
- [12] W. T. Colleran and A. A. Abidi, "A 26dB wideband matched GaAs MESFET amplifier," in *1988 IEEE Int. Solid-State Circuits Conf. Dig.*, pp. 196-197.
- [13] A. A. Abidi, "Gigahertz transresistance amplifiers in fine line NMOS," *IEEE J. Solid-State Circuits*, vol. SC-19, no. 6, pp. 986-994, Dec. 1984.
- [14] M. Nishuma, S. Katsu, S. Nambu, M. Hagio, and G. Kano, "A 2.2 dB NF 30-1700 MHz feedback amplifier," in *1983 IEEE Int. Solid-State Circuits Conf. Dig.*, pp. 194-195.
- [15] A. A. Abidi, "On the operation of cascode gain stages," *IEEE J. Solid-State Circuits*, to be published.
- [16] L. E. Dickens, et al., "A GaAs wideband cascode MMIC amplifier," in *Proc. IEEE 1983 Cornell Conf. High-Speed Semiconductor Devices and Circuits*, pp. 112-124.
- [17] W. A. White and M. R. Namorfi, "GaAs MESFET model adds life to SPICE," *Microwaves and RF*, pp. 197-200, Sept. 1984.
- [18] S. Makram-Ebeid and P. Minondo, "The roles of the surface and bulk of the semi-insulating substrate in low-frequency anomalies of GaAs integrated circuits," *IEEE Trans. Electron Devices*, vol. ED-32, pp. 632-642, Mar. 1985.
- [19] R. LaRue, S. Bandy, and G. Zdasiuk, "A high gain, monolithic distributed amplifier using cascode active elements," in *1986 IEEE Microwave and Millimeter-Wave Monolithic Circuits Symp. Dig.*, June 1986, pp. 23-26.




- [20] E. C. Niehenke, R. D. Hess, J. S. Rosen, L. E. Dickens, and J. A. Faulkner, Jr., "A compact broad-band multifunction ECM MIC module," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-30, pp. 2194-2200, Dec. 1982.
- [21] D. R. Decker, A. K. Gupta, W. Petersen, and D. R. Ch'en, "A monolithic GaAs I.F. amplifier for integrated receiver applications," in *Proc. IEEE 1980 Int. Microwave Symp.*, pp. 363-366.
- [22] D. L. Fraser, Jr., G. F. Williams, R. P. Jindal, and R. A. Kushner, "A single-chip NMOS preamplifier for optical fiber receivers," in *Int. Solid-State Circuits Conf. Dig.*, Feb. 23, 1983, pp. 80-81.
- [23] M. Ohara, Y. Akazawa, N. Ishihara, and S. Konaka, "Bipolar monolithic amplifiers for a gigabit optical repeater," *IEEE J. Solid-State Circuits*, vol. SC-19, no. 4, pp. 491-496, Aug. 1984.
- [24] M. Ohara, Y. Akazawa, N. Ishihara, and S. Konaka, "High gain equalizing amplifier integrated circuits for a gigabit optical repeater," *IEEE J. Solid-State Circuits*, vol. SC-20, no. 3, pp. 703-707, June 1985.
- [25] Y. Akazawa, N. Ishihara, T. Wakimoto, K. Kawarada, and S. Konaka, "A design and packaging technique for a high-gain, gigahertz-band single-chip amplifier," *IEEE J. Solid-State Circuits*, vol. SC-21, no. 3, pp. 417-423, June 1986.
- [26] K. Honjo, T. Sugiura, and H. Itoh, "Ultra-broad-band GaAs monolithic amplifier," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-30, pp. 1027-1033, July 1982.
- [27] K. Honjo, T. Sugiura, T. Tsuji, and T. Ozawa, "Low-noise, low-power-dissipation GaAs monolithic broadband amplifiers," in *Proc. GaAs Integrated Circuits Symp.*, 1982, pp. 87-90.
- [28] S. Hori, et al., "Direct-coupled GaAs monolithic IC amplifiers," in *IEEE 1982 Microwave and Millimeter-Wave Monolithic Circuits Symp. Dig.*, pp. 16-19.
- [29] T. Onoda, R. Yamamoto, K. Uetake, K. Ueda, and Y. Ara, "50 MHz to 3 GHz broadband GaAs MMIC amplifier," *NEC Res. Develop.*, vol. 77, pp. 88-92, Apr. 1985.
- [30] V. Pauker and M. Binet, "Wideband high gain small size monolithic GaAs FET amplifiers," in *1983 Microwave and Millimeter-Wave Monolithic Circuits Symp. Dig.*, pp. 81-84.
- [31] W. C. Petersen, A. K. Gupta, and D. R. Decker, "A monolithic GaAs DC to 2 GHz feedback amplifier," in *IEEE 1982 Microwave and Millimeter-Wave Monolithic Circuits Symp. Dig.*, pp. 20-22.
- [32] J. Tajima, Y. Yamao, T. Sugeta, and M. Hirayama, "GaAs monolithic low power amplifiers with RC parallel feedback," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-32, pp. 542-544, May 1984.
- [33] C. E. Weitzel and D. Scheitlin, "RC feedback GaAs monolithic amplifiers," in *Proc. 1983 IEEE Cornell Conf. High speed Semiconductor Devices and Circuits*, pp. 70-79.



**William T. Colleran** (S'82) was born in Bangor, ME, in 1961. He received the B.S. degree in electrical engineering from the University of Notre Dame, Notre Dame, IN, in 1983 and the M.S. degree in electrical engineering from the University of Southern California, Los Angeles, CA, in 1985. He is presently working towards the Ph.D. degree in electrical engineering at the University of California, Los Angeles.

From 1983 to 1985 Mr. Colleran was with TRW Electronic Systems Group, Digital Development Laboratory, where he worked on GaAs integrated circuits for communications systems. Since that time he has been on an educational leave of absence. His interests include high-speed A/D circuits, wide-band amplifiers, and circuit simulation and modeling tools.

Mr. Colleran is a member of Tau Beta Pi and Eta Kappa Nu.



**Asad A. Abidi** (S'78-M'81) was born in 1956. He received the B.Sc.(Hon.) degree from Imperial College, London, in 1976 and the M.S. and Ph.D. degrees in electrical engineering from the University of California, Berkeley, in 1978 and 1981.

He was with Bell Laboratories, Murray Hill, NJ, from 1981 to 1984 as a Member of the Technical Staff in the Advanced LSI Development Laboratory. Since 1985, he has been with the Electrical Engineering Department of the University of California, Los Angeles, where he is an Associate Professor. His research interests are in high-speed analog integrated circuit design, parallel analog signal processing techniques, device modeling, and nonlinear circuit phenomena.